

Ref. No. 0M3496

ONKYO. SERVICE MANUAL

COMPACT DISC PLAYER MODEL DX-7110/7210







Black and Silver (only DX-7210) model

BMP,SMP	230V AC. 50Hz		
BMD	120V AC, 60HZ		
only DX-7210B BMW	120/220V AC, 50/60Hz		

SAFETY-RELATED COMPONENT WARNING!!

COMPONENTS IDENTIFIED BY MARK A ON THE SCHEMATIC DIAGRAM AND IN THE PARTS LIST ARE CRITICAL FOR RISK OF FIRE AND ELECTRIC SHOCK. REPLACE THESE COMPONENTS WITH ONKYO PARTS WHOSE PARTS NUMBERS APPEAR AS SHOWN IN THIS MANUAL.

MAKE LEAKAGE-CURRENT OR RESISTANCE MEASUREMENTS TO DETERMINE THAT EXPOSED PARTS ARE ACCEPTABLY INSULATED FROM THE SUPPLY CIRCUIT BEFORE RETURNING THE APPLIANCE TO THE CUSTOMER.

SPECIFICATIONS

Compact Disc Player Model DX-730

Signal readout system: Optical non-contact Reading rotation: About 500 – 200 r.p.m.

(constant linear velocity)

Linear velocity: 1.2 –1.4 m/s

Error correction system: Cross Interleave Reed Solomon code
D/A converter: 1 bit PWM ACCUPULSE D/A CON-

D/A converter: I bit PWN VERTER

Sampling frequency: 352.8 kHz

(Eight-times oversampling)

Number of channels: 2 (stereo)

Frequency response: 5 Hz - 20 kHzTotal harmonic distortion: 0.004% (at 1 kHz)

Dynamic range: 96 dB Signal to noise ratio: 100 dB

Channel separation: 90 dB (at 1 kHz)
Wow and Flutter: Below threshold of measurability

Wow and Flutter: Below thresh
Output level: 2 volts r.m.s.
Power consumption: 12 watts

Power supply rating: U.K. and Australian models:

AC 240V, 50Hz European model:

AC 230V, 50Hz (Except U.L.)

USA & Canadian models: AC 120V, 60Hz Worldwide model: AC 120V and 220V

AC 120V and 220V switchable 50/60Hz

Dimensions (W \times H \times D): 455 \times 120 \times 308 mm Weight: 4.8 kg, 10.6 lbs.

Specifications and external appearance are subject to change vi thout notice because of product improvements.



TABLE OF CONTENTS

Specifications · · · · · · · · · · · · · · · · · · ·
Service procedures · · · · · · · · · · · · 2
Caution on replacement of optical pickup · · · · 2
Protection of eyes from laser beem during servicing · 3
Laser warming labels · · · · · · · · · 3
Exploded view · · · · · · · · · · · 4
Parts list · · · · · · · · · · · · · · · · · 5
Mechanism exploded view · · · · · · · 6
Drive unit exploded view · · · · · · · · · 7
Parts list · · · · · · · · · · · · · · · · · · ·
Microprocessor connection diagram · · · · · · 8
Microprocessor terminal description · · · · · · 9
IC block diagram and description · · · · · · · 10~13
Dissembling procedure · · · · · · · · · · · · 14
Schematic diagram mechanism block · · · · · 15
Block diagram · · · · · · · · · · · · · · · · · · 16
Adjustment procedure · · · · · · · · · · · · · · · · · · ·
Printed circuit board view frm bottom side · · · · 19,20
Schematic diagram · · · · · · · · · · · · · · · · · · ·
Printed circuit board parts list · · · · · · · · · · · · · · · · · · ·
Packing view · · · · · · · · · · · · · · · · 25

SERVICE PROCEDURES

1. Safety-check out


After correcting the original service problem, perform the following safety check before releasing the set to the customer:

Connect the insulating-resistance tester between the plug of power supply cord and chassis. Specifications: More than 10Mohm at 500V.

2. Voltage Selector (Back panel)

Worldwide models are equipped with a voltage selector to conform with local power supplies. Be sure to set this switch to match the voltage of the power supply in user's area before turning the power switch on. Voltage is changed by sliding the groove in the switch with a screw driver to the right or left. Confirm that the switch has been moved all the way to

the right or left before turning the power switch on.



CAUTION ON REPLACEMENT OF OPTICAL PICKUP

The laser diode in the optical pickup block is so sensitive to static electricity, surge current and etc, that the components are liable to be broken down or its reliability remarkably deteriorated.

During repair carefulley take the following precautions. (The following precautions are included in the service parts.)

PRECAUTIONS

1. Ground for the work-desk.

Place a conductive sheet such as a sheet of copper (with inpedance lower than $10M\Omega$) on the workdesk and place the set on the conductive sheet so that the chassis.

2. Grounding for the test equipment and tools. Test equipments and toolings should be grounded in order that their ground level is the same the ground of the power source.

3. Grounding for the human body.

Be sure to put on a wrist-strap for grounding whose other end is grounded.

Be particularly careful when the workers wear synthetic fiber clothes, or air is dry.

- 4. Select a soldering iron that permits no leakage and have the tip of the iron well-grounded.
- 5.Do not check the laser diode terminals with the probe of a circuit tester or oscilloscope.

PROTECTION OF EYES FROM LASER BEAM DURING SERVICING

This set employs a laser. Therefore, be sure to follow carefully the instructions below when servicing.

WARNING!!

WHEN SERVICING, DO NOT APPROACH THE LASER EXIT WITH THE EYE TOO CLOSELY. IN CASE IT IS NECESSARY TO CONFIRM LASER BEAM EMMISION, BE SURE TO OBSERVE FROM A DISTANCE OF MORE THAN 30cm FROM THE SURFACE OF THE OBJECTIVE LENS ON THE OPTICAL PICK-UP BLOCK.

Laser Diode Properties

• Material: GaAlAs

• Wavelength: 760 ~800nm

• Emission Duration: continuous

• Laser output: 0.5mW*

*This output is the value measured at a distance about 1.8mm from the objective lens surface on the Optical Pick-up Block.


LASER WARNING LABELS

The label shown below are affixed.



"CLASS 1 LASER PRODUCT"


EXPLODED VIEW



-4


REF. NO.	PAERS NO.	DESCRIPTION	REF. NO.	PAERS NO.	DESCRIPTION		
	27110829AY	FRONT BRACKET, Black model	A520	838130088Y	3TTB + 8B, SCREW		
A1	27110829X1 27110830Y	FRONT BRACKET, Silver model	P902	253192HITY	AS-UC-6#18, AC CORD, <d></d>		
		CLEAR PLATE		253193HITY	AS-CEE, AC CORD, < V, W>		
A2	28191697Y	CHASSIS		251397HIT	AS-SAA, AC CORD, <pa></pa>		
A4	27100227DY	REAR PANEL, DX-7210B		2047381512Y	NCFC7-381512, FFC		
A5	27121969Y	REAR PANEL, DX-7110B		24800009CY	NCD-130S, CDP M		
	27121965Y	REAR PANEL, DX-7210S		2047222012Y	NCFC7-222012, FFC		
	27121966Y	REAR PANEL, DX-7210B, <pt></pt>		2061112100UL	CRIMP AS, <d></d>		
	27122035Y	HOLDER (ME)		29360687Y	LABEL (CLASS1) , <v,wt,pt,pa></v,wt,pt,pa>		
A6	27190950Y	HOLDER (ME) HOLDER (PC)		29361581Y	LABEL (ALL) , <d></d>		
A7	27190951Y	CORD BUSHING		29360117Y	LABEL (CSA), <dc></dc>		
A11	27300750	3TTB+8B, SCREW		29361786Y	LABEL, B, <pt></pt>		
A13	838130088Y	3P+6FN (BC) , SCREW		29361759Y	LABEL (CUL) , <d, dc=""></d,>		
A14	82143006Y	3TTP+8P (BC), SCREW	U001	1H252595-1	NAAR-5095-1, AR-AS,DX-7110		
A17	833430080Y	3TTP+8S, SCREW		1H252595-1A	NAAR-5095-1A, AR-AS,DX-7110		
A18	833130087Y	3TTW+10P (BC) , SCREW		1H252595-1B	NAAR-5095-1B, AR-AS,DX-7110		
A19	831430100Y	3TTS+10B (BC), SCREW		1H254595-2	NAAR-5095-2, AR-AS, <d>,DX-7210</d>		
A20	834430108Y	LSR-14R, HOLDER		1H254595-2A	NAAR-5095-2A, AR-AS, <v>,DX-7210</v>		
A21	27190524-1Y 28184479AY	COVER, DX-7210B/7110B		1H254595-2B	NAAR-5095-2B, AR-AS, W>, DX-7210		
A301	28184601Y	COVER, DX-7210S	U002	1H252596-1	NADIS-5096-1, DIS-AS,DX-7110		
4.501	27211657Y	FRONT PANEL, DX-7110S	0002	1H254596-2	NADIS-5096-2, DIS-AS,DX-7210		
A501	272116571 27211655Y	FRONT PANEL, DX-7710B	U003	1H254597-2	NAAF-5097-2, AF-AS,DX-7210		
		FRONT PANEL, DX-7210S	U004	1H252598-1	NAPS-5098-1, PS-AS,DX-7110		
1.500	2711656Y 28135199Y	BADGE		1H254598-2	NAPS-5098-2, PS-AS,DX-7210		
A502		CS-3 (SUS), CS RING					
A503	8910301	END CAP (L) , DX-7210B/7110B					
A504	28125248-6Y						
	28125283Y	END CAP (L) , DX-7210S					
A505	28125249-6Y	END CAP (R) , DX-7210B/7110B					
	28125284Y	END CAP (R) , DX-7210S					
A508	28324845BY	KNOB (LEVEL) , DX-7210B/7110B					
	28325054Y	KNOB (LEVEL) , DX-7210S					
A509	28324140Y	KNOB (POWER) , DX-7210B/7110B					
	28324974Y	KNOB (POWER) , DX-7210S					
A511	28148301Y	DOOR, DX-7210B/7110B					
A514	28148302Y	DOOR, DX-7210S		NOTE: THE COMPONENTS IDENTIFIED BY MARK			
A514	27175292Y	LEG ASS'Y			RITICAL FOR RISK OF FIRE AND RIC SHOCK. REPLACE ONLY WITH		
A518	833430080Y	3TTP+8P (BC) , SCREW			NUMBER SPECIFIED.		
A519	838430088Y	3TTB+8B (BC), SCREW					

MECHANISM-EXPLODED VIEW



PARTS LIST

REF.NO.	PART NO.	DESCRIPTION	REF.NO.	PART NO.	DESCRIPTION
1	24840060	Tray	21	24840064	Leafswitch
2		Stopper	22	25055369	NPLG-5P352,Plug
3	24822014	Gear cover	23	24840066	Loading motor pc board
4	24810020	Tray gear	24	24840067	Loading motor
5	24840061	Chucking plate	25	24810022	Middle gear
6		2.6TTW+7B,Self-tapping screw	26	24810025	Loading
7	24830003	Chucking yoke	27	24816008	Belt
8	24832004	Magnet	28		2.6B+2.5F,Screw
9	24836013	Damper	101	24828006	Sled shaft
10	24810024	Chucking P	102	24836014	Insulator
11	24802012	Sub chassis	103	24840068	2×5,Special screw
12	24820023	Spring	104	24822015	Plate S
13	24840062	Screw with washer	105	24820024	Spring
14		KSM-2401, Pickup drive unit	106	24824003	Center ring
15	24840075	CD servo pc board ass'y	107	24110011	KSS-240A,Optical pickup
17	24802013	Main chassis	108	24810023	Wheel
18		2.6TTW+16B,Self-tapping screw	109	24802014	Chassis
19	24810021	Drive gear	110	24804012	Motor gear ass'y
20	24840063	Control cam	114	82112003	2P+3FN,Pan head screw



REMOVEMENT OF TRAY ASS'Y


Remove the top cover.


Turn the locked screw to the clockwise to release the lock of gear.(Refer fig.1)

Pull out the tray ass'y.

Remove the stopper.(Refer fig.2)


Press the tray stopper to the arrow mark direction and remove the tray ass'y.






MICROPROCESSOR CONNECTION DIAGRAM

CXP50116-546Q (Microprocessor)



Pin No.	Symbol	I/O	Logic	Description	
1~4	A0~A3	О	Н	Music file address signal	
5~20	a~p	0	Н	FL tube segment frive output terminals	
21~28	1G~8G	0	Н	FL tube grid drive output terminals	
29	SCOR	I	Neg	Synchrnizing signal detection input terminal of sub code frame	
30		О		Not used (Open)	
31	+5V	I		Not used (+5V)	
32	XRST	I/O	L	Reset input terminal	
33					
34	+5V	I	L	Positive power supply	
35~41	AD0ő6	I	6 value	A/D port for operation keys	
42	CE	I	L	Chip enable terminal for Music file	
43	GND	I	Neg	Not used (Ground)	
44		О	Neg	Clock supply terminal for serial transport	
45	DATA	0	Н	Serial data output terminal	
46	SQSO	I	Н	Subcode Q input terminal	
47	SQCK	0	Neg	Subcode Q read clock input/output terminal	
48	CLK	0	Neg	Serial data transmission clock output terminal	
49	XLT	0	L	Command execution output terminal	
50	MUT	0	Н	Muting ON/OFF control output terminal / H=ON	
51	OPEN	0	L	Tray open control output / H=STOP H=CLOSE L=OPEN L=disable	
52	CLOSE			H L H L	
53	VR-	0	L	Volume control output / H=STOP H=UP L=DOWN L=disable	
54	VR+			H L H L	
55	SENS	1	H/L	Interface of signal processor and microprocessor ICs	
56	FOK	I	Н	Focus OK input terminal / H=Focus OK	
57	INSW	I	L	Tray close setection input terminal	
58	OUTSW	I	L	Tray open selection input terminal	
59	DOFF	0	Н	Digital output control output / H=OFF	
60	NRSCO	0	L	Remote control signal (RI) output terminal	
61	NRSCI	I	Н	Remote control signal (RI) input terminal	
62	RMCN	I	L	Remote control signal input terminal	
63	D0	I/O	Н	Music file data signal & type control / H=USA L=Europe	
64~70	D1~7			Music file data signal	
71	VSS	I		Negative power supply	
72	XTAL	0	CLK	Clock output terminalÅiUnusedÅAOpenÅj	
73	+5V				
74	C4M	1	CLK	System clock input terminal	
75	+5V	I		Reference power supply terminal to check	
76	-V	I		Negative power supply terminal for FL tube	
77	LSR	0	· L	Optical pickup control output terminal / L=ON	
78	WR	0	L	Write signal for music file RAM	
79	SFT .	0	Neg	Shift clock of shift-resister for music file RAM address-bus	
80	A4	0	Н	Address-bus for music file RAM & Shift data for shift resister	


CXD2500BQ (Digital Signal Processor)



NO.	SYMBOL	1/0	DESCRIPTA	ри		
1	FOK		Foucs Ok ing			
2	FSW	0		changeover output for spindle motor		
3	MON	0	Spindle moto	or control output		
4	MDP	0	Spindle moto	or serve control		
5	MDS	0	Spindle moto	Spindle motor servo control		
6	LOCK	0	H when GFS	is the high level		
7	NC					
8	vcoo	0	Oscillation c	ircuit output for analog EFM PLL.		
9	VCOI	1	Oscillation c	ircuit input for analog EFM PLL.		
		l	(8.6436MHz			
10	TEST	1	Test termina			
11	PDO	0	Charge pum	output analog EFM PLL		
12	Vss		Ground term			
13-15	NC					
16	VPCO	0	PLL charge	pump output for variable pitch		
17	VCKI	1		for variable pitch from VCO		
			(16.934MHz)		
18	FILO	0	Filter output	for master PLL.		
19	FILI	1	Filter input f	or master PLL.		
20	PCO	0	Charge pum	p output of master PLL		
21	AVss	Γ	Analog grou	nd		
22	CLTV	I	VCO contro	voltage input for master		
23	AVDD		Analog secti	on power supply (+5V)		
24	RF	I	EFM signal	input		
25	BIAS	1	Asymmetry	circuit constant current input		
26	ASYI	1	Asymmetry	comparator voltage input		
27	ASYO	0	EFM full sw	ing output		
28	ASYE	1	Asymmetry	control circuit		
29	NC					
30	PSSL	0		output mode changeover input		
				t L and paraller data at H.		
31	WDCK	1		e for 48 bits slot. Word clock f=2Fs.		
32	LRCK	1	D/A interfac	e for 48 bits slot. LR clock f=Fs.		
33	VDD		Power suppl	y terminal (+5V)		
34-49		1_	Data output	terminals		
			PSSL=1	PSSL=0		
34	DA16	0	DA16	Serial data of 48 bits slot		
35	DA15	0	DA15	Bit clock of 48 bits slot		
36	DA14	0	DA14	Serial data of 64 bits slot		
37	DA13	0	DA13	Bit clock of 68 bits slot		
38	DA12	0	DA12	LR clock of 68 bits slot		
39	DAII	0	DAIL	GTOP output		
40	DA10	0	DA10	XUGF output		
41	DA09	0	DA09	XPLCK output		


42 DA08 O DA08 GFS output 43 DA07 O DA07 RFCK output 44 DA06 O DA06 C2P0 output 45 DA05 O DA05 XRAOF output 46 DA04 O DA04 MNT 3 output 47 DA03 O DA03 MNT 2 output 48 DA02 O DA02 MNT 1 output 49 DA01 O DA01 MNT 0 output 50 APTR O Control output for aperture correction. H when R ch. 51 APTL O Control output for aperture correction. H when L ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344MHz. 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output of Emphasis control output. Active high. 61 EMPH O Emphasis control output. H when is detected SO or SI. 63 SCOR O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO. 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor. 69 SENS Sens output. Output to the microprocessor. 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 60 Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Track jump numbers count signal input 75 POATO O Serial data transfer clock output to SSP. Latch at trailing. 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. 78 XLTO O Serial data transfer clock output to SSP. 79 CLKO O Serial data transfer clock output to SSP. 70 Liko O Serial data transfer clock output to SSP.	NO.	SYMBOL	IVO	DESCRIPTION		
43 DA07 O DA07 RFCK output 44 DA06 O DA06 C2P0 output 45 DA05 O DA05 XRAOF output 46 DA04 O DA04 MNT 3 output 47 DA03 O DA03 MNT 2 output 48 DA02 O DA02 MNT 1 output 49 DA01 O DA01 MNT 0 output 50 APTR O Control output for aperture correction. H when R ch. 51 APTL O Control output for aperture correction. H when R ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344MHz or 53 3.8688MHz input. 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output control input. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or S1. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO. 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset Reset at the low level. 71 DATA I Serial data input from the microprocessor. 72 XLTA I Latch input from the microprocessor. 73 VDD Power supply terminal 74 CLOK I Serial data uransfer clock output to SSP. 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data turnsfer clock output to SSP. 79 CLKO O Serial data turnsfer clock output to SSP.						
44 DA06 O DA06 C2P0 output 45 DA05 O DA05 XRAOF output 46 DA04 O DA04 MNT 3 output 47 DA03 O DA03 MNT 2 output 48 DA02 O DA02 MNT 1 output 49 DA01 O DA01 MNT 0 output 50 APTR O Control output for aperture correction. H when R ch. 51 APTL O Control output for aperture correction. H when L ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344MHz or 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO. 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor. 69 Latch the serial data at the trailing. 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 66 Latch the serial data at the trailing. 77 VDD Power supply treminal 78 CLOK I Serial data input from SSP 79 CLKO O Serial data transfer clock input from microprocessor. 70 Latch the serial data at the trailing. 71 DATO O Serial data transfer clock input from microprocessor. 71 Latch input from SSP 71 DATO O Serial data transfer clock output to SSP. Latch at trailing. 71 DATO O Serial data transfer clock output to SSP.			_			
45 DA05 O DA05 XRAOF output 46 DA04 O DA04 MNT 9 output 47 DA03 O DA03 MNT 2 output 48 DA02 O DA02 MNT 1 output 49 DA01 O DA01 MNT 0 output 50 APTR O Control output for aperture correction. H when R ch. 51 APTL O Control output for aperture correction. H when R ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344MHz or 53 XTAI I Crystal oscillation circuit input of 16.9344MHz or 53 XTAI I Crystal oscillation circuit output of 16.9344MHz. 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or \$1. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO. 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 66 Latch the serial data at the trailing. 77 YDD Power supply treminal 78 YDD Power supply treminal 79 CLKO Serial data transfer clock output to SSP. Latch at trailing. 79 CLKO O Serial data transfer clock output to SSP.						
46 DA04 O DA04 MNT 9 output 47 DA03 O DA03 MNT 2 output 48 DA02 O DA02 MNT 1 output 50 APTR O Control output for aperture correction. H when R ch. 51 APTL O Control output for aperture correction. H when L ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344MHz or 33.8688MHz input. 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. 66 Hyper o 2/3 divided output of pins 53 and 54. 67 C4M O 4.2336 MHz output 68 C16M O 16.9344 MHz output 69 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO. 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data input from the microprocessor. Latch the serial data at the trailing. 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. Latch at trailing. 79 CLKO O Serial data transfer clock output to SSP. Latch at trailing. 79 CLKO O Serial data transfer clock output to SSP.						
47 DA03 O DA03 MNT 2 output 48 DA02 O DA02 MNT 1 output 49 DA01 O DA01 MNT 0 output 50 APTR O Control output for aperture correction. H when R ch. 51 APTL O Control output for aperture correction. H when R ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344MHz or 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output control input. On at high level. 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO. 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data input from the microprocessor. Latch the serial data at the trailing. 77 POWER SERIA I Serial data transfer clock input from microprocessor. Latch the serial data at the trailing. 78 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input. 77 DATO O Serial data transfer clock output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP.						
48 DA02 O DA02 MNT 1 output 49 DA01 O DA01 MNT 0 output 50 APTR O Control output for aperture correction. H when R ch. 51 APTL O Control output for aperture correction. H when R ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344 MHz or 54 XTAO O Crystal oscillation circuit output of 16.9344 MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344 MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output control input. On at high level. 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. Latch it trailing. 78 XLTO O Serial data transfer clock output to SSP.			_			
49 DA01 O DA01 MNT 0 output 50 APTR O Control output for aperture correction. H when R ch. 51 APTL O Control output for aperture correction. H when R ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344MHz or 53 3.8688MHz input. 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output control input. On at high level. 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 72 XLTA I Latch input from the microprocessor. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sensi input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. Latch it trailing. 78 XLTO O Serial data transfer clock output to SSP.			_			
50 APTR O Control output for aperture correction. H when R ch. 51 APTL O Control output for aperture correction. H when R ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344MHz or 53 8688MHz input. 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO. 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 72 XLTA I Latch input from the microprocessor. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data atch output to SSP. Latch at trailing. 78 XLTO O Serial data transfer clock output to SSP.						
51 APTL O Control output for aperture correction. H when L ch. 52 Vss Ground terminal 53 XTAI I Crystal oscillation circuit input of 16.9344MHz or 33.8688MHz input. 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO. 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 72 XLTA I Latch input from the microprocessor. 73 VDD Power supply treminal 74 CLOK I Serial data at the trailing. 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. Latch at trailing. 78 XLTO O Serial data transfer clock output to SSP.						
STAI I Crystal oscillation circuit input of 16.9344MHz or 33.8688MHz input. STAI I Crystal oscillation circuit output of 16.9344MHz. STAI I Crystal selection input terminal. L when 16.9344MHz. H when 33.8688MHz. STAI I Crystal selection input terminal. L when 16.9344MHz. H when 33.8688MHz. STAI O 4.2336 MHz output STAI O 16.9344 MHz output STAI O 16.9344 MHz output Digital output control input. On at high level. Digital output control input. On at high level. Digital output of Emphasis control output. Active high. WFCK O Write frame clock output SCOR O Sub-code detection output. H when is detected SO or SI. STAI Clock input for read out SQSO. SUB Q 80 bits, PCM peak, and level data 16 bits output. Active H. SENS Sens output. Output to the microprocessor MUTE O Muting control output. Active H. Sens output. Output to the microprocessor. Latch input from the microprocessor. Latch the serial data at the trailing. Power supply treminal ACLOK I Serial data input from the microprocessor. Track jump numbers count signal input. Serial data transfer clock output to SSP.						
STAI I Crystal oscillation circuit input of 16.9344MHz or 33.8688MHz input. STAI I Crystal selection input terminal. L when 16.9344MHz. H when 33.8688MHz. Crystal selection input terminal. L when 16.9344MHz. H when 33.8688MHz. STAI O 2/3 divided output of pins 53 and 54. C16M O 16.9344 MHz output MD2 I Digital output control input. On at high level. DIGITAL output O Digital output of Emphasis control output. Active high. WFCK O Write frame clock output WFCK O Write frame clock output. H when is detected SO or SI. SCOR O Sub-code detection output. H when is detected SO or SI. C10ck input for read out SQSO. SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. C10ck input for read out SQSO. MUTE O Muting control output. Active H. Sens output. Output to the microprocessor MUTE O System reset. Reset at the low level. Serial data input from the microprocessor. Latch the serial data at the trailing. Power supply treminal C10ck I Serial data input from microprocessor. Latch the serial data at the trailing. C10ck I Serial data output to SSP. Serial data attansfer clock input from microprocessor. Track jump numbers count signal input. C10cl Track jump numbers count signal input. Mirror signal input Mirror signal input			<u> </u>			
33.8688MHz input. 54 XTAO O Crystal oscillation circuit output of 16.9344MHz. 55 XTSL I Crystal selection input terminal. L when 16.9344MHz. H when 33.8688MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output control input. On at high level. 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Serial data attransfer clock input from microprocessor 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input			 .			
SA XTAO O Crystal oscillation circuit output of 16.9344MHz. I Crystal selection input terminal. L when 16.9344MHz. H when 33.8688MHz. SETT O 2/3 divided output of pins 53 and 54. C4M O 4.2336 MHz output MD2 I Digital output control input. On at high level. Digital output control input. On at high level. Digital output control output. Active high. WFCK O Write frame clock output SET SENS O Serial output of sub-code (P~W) Clock input for read out SQSO. SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. Clock input for read out SQSO. MUTE O Muting control output. Active H. SENS SENS Sens output. Output to the microprocessor. Latch the serial data at the trailing. Power supply treminal CLOK I Serial data function SSP. Serial data output to SSP. Latch it trailing. Serial data output to SSP. Latch it trailing. Serial data transfer clock output to SSP. KILTO O Serial data transfer clock output to SSP. MIRR I Mirror signal input.	53	XIAI	١,			
STSL I Crystal selection input terminal. L when 16.9344MHz. H when 33.8688MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. Latch the serial data at the trailing. Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input. 77 DATO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input		VTAO	-			
H when 33.8688MHz. 56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO. 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System rest. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 1 Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input			_			
56 FSTT O 2/3 divided output of pins 53 and 54. 57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output control input. On at high level. 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor. 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor. 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	33	XISL	Ι,		-	
57 C4M O 4.2336 MHz output 58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output control input. On at high level. 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input		FOTT	0			
58 C16M O 16.9344 MHz output 59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input						
59 MD2 I Digital output control input. On at high level. 60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. 78 XLTO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input						
60 DOUT O Digital output 61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch input from SSP 76 CNCI I Serial data transfer clock input from microprocessor 77 DATO O Serial data output to SSP. 78 XLTO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input						
61 EMPH O Emphasis control output. Active high. 62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 12 XLTA I Latch input from the microprocessor. 13 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. 78 XLTO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input			_			
62 WFCK O Write frame clock output 63 SCOR O Sub-code detection output. H when is detected SO or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 12 XLTA I Latch input from the microprocessor. 13 VDD Power supply treminal 74 CLOK I Serial data at the trailing. 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input			_			
63 SCOR O Sub-code detection output. H when is detected SO or S1. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. 78 XLTO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	61		_			
or SI. 64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 12 XLTA I Latch input from the microprocessor. 13 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data transfer clock output to SSP. 78 XLTO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	62	WFCK	_			
64 SBSO O Serial output of sub-code (P~W) 65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 12 XLTA I Latch input from the microprocessor. 13 VDD Power supply treminal 14 CLOK I Serial data transfer clock input from microprocessor 15 SEIN I Sens input from SSP 16 CNCI I Track jump numbers count signal input 17 DATO O Serial data latch output to SSP. 18 XLTO O Serial data transfer clock output to SSP. 19 CLKO O Serial data transfer clock output to SSP. 19 CLKO O Serial data transfer clock output to SSP.	63	SCOR	0		tection output. H when is detected SO	
65 EXCK I Clock input for read out SQSO. 66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 12 XLTA I Latch input from the microprocessor. 13 VDD Power supply treminal 14 CLOK I Serial data transfer clock input from microprocessor 15 SEIN I Sens input from SSP 16 CNCI I Track jump numbers count signal input 17 DATO O Serial data latch output to SSP. 18 XLTO O Serial data transfer clock output to SSP. 19 CLKO O Serial data transfer clock output to SSP. 19 MIRR I Mirror signal input			<u> </u>			
66 SQSO O Sub Q 80 bits, PCM peak, and level data 16 bits output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	64					
output. 67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 1 Latch input from the microprocessor. 1 Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP.	65		-			
67 SQCK I Clock input for read out SQSO 68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 72 XLTA I Latch input from the microprocessor. Tatch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	66	sqso	0		is, PCM peak, and level data 16 bits	
68 MUTE O Muting control output. Active H. 69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 72 XLTA I Latch input from the microprocessor. Tatch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input			_	output.		
69 SENS Sens output. Output to the microprocessor 70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 72 XLTA I Latch input from the microprocessor. Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	67	SQCK	1	Clock input	for read out SQSO	
70 XRST I System reset. Reset at the low level. 71 DATA I Serial data input from the microprocessor. 72 XLTA I Latch input from the microprocessor. Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	68	MUTE	0			
71 DATA I Serial data input from the microprocessor. 72 XLTA I Latch input from the microprocessor. Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens data transfer clock input from microprocessor 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	69	SENS		Sens output.	Output to the microprocessor	
72 XLTA I Latch input from the microprocessor. Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	70	XRST	ī	System reser	. Reset at the low level.	
Latch the serial data at the trailing. 73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	71	DATA	1	Serial data is	nput from the microprocessor.	
73 VDD Power supply treminal 74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	72	XLTA	I	Latch input	from the microprocessor.	
74 CLOK I Serial data transfer clock input from microprocessor 75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP. 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input				Latch the se	rial data at the trailing.	
75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SS?. 80 MIRR I Mirror signal input	73	VDD		Power suppl	y treminal	
75 SEIN I Sens input from SSP 76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SS?. 80 MIRR I Mirror signal input	74	CLOK	1	Serial data to	ransfer clock input from microprocessor	
76 CNCI I Track jump numbers count signal input 77 DATO O Serial data output to SSP 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input	75	SEIN	1	1		
77 DATO O Serial data output to SSP 78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input		-	I			
78 XLTO O Serial data latch output to SSP. Latch it trailing. 79 CLKO O Serial data transfer clock output to SSP. 80 MIRR I Mirror signal input			0			
79 CLKO O Serial data transfer clock output to SS?. 80 MIRR I Mirror signal input			0			
80 MIRR I Mirror signal input	-		+ -			
		-	+-			

CXA1372Q (Servo Signal Processor)



PIN NO.	SYMBOL	1/0	DESCIRPION			1/0	DESCIRPION
1	VC	1	Mid-point voltage input terminal.	23	XLT	1	Latch input terminal for microprocessor.
			Connect the capacitor between FS3 and this pin	24	DATA	1	Serial data input terminal for microprocessor.
2	FGD	I	when the high frequency gain focus servo	25	XRST	1	Reset input terminal. Active low.
	1		is dropped.	26	C.OUT	0	Signal output to count the track numbers.
3	FS3	I	Focus servo high frequency gain changeover	27	SENS	0	This terminal outputs FZC,and SSTOP to
	1		input terminal.				according command from the microprocessor.
4	FLB	T	Input terminal for the low frequency boost of	29	MIRR	0	Mirror comparator output terminal.
			focus servo.	30	DFCT	0	Defect comparator output terminal.
5	FEO	0	Focus drive output terminal.		ASY	1	Auto asymmetry control input terminal.
6	FE-	1	Inversion input terminal of focus amplifier.	32	EFM	0	EFM comparator output terminal.
7	SRCH	I	Time constant terminal to make the focus search		FOK	0	Focus OK comparator output terminal.
			waveform.		CCI	0	Defect bottom hold output terminal.
8	TGU	I	Tracking high frequency changeover input		CC2	1	Defect bottom hold input terminal from CC1.
			terminal.		CB	1	Defect bottom hold capacitor connection terminal.
11	TAO	0	Tracking drive output terminal.		CP	1	Mirror hold capacitor connection terminal.
12	TA-	I	Inversion input terminal of tracking amplifier.		RFI	1	RF summing amplifier input terminal.
13	SL+	1	No-inversion input terminal of sled amplifier.	40	RFO	0	RF summing amplifier output terminal.
14	SLO	0	Sled drive output terminal.		TZC	1	Tracking zero-cross comparator input terminal.
15	SL-	1	Inversion input terminal of sled amplifier.	43	TE	1	Tracking error input terminal.
16	FSET	1	Peak setting input of phase correction of	44	TDFCT	I	Capacitor connection terminal for time constant
			focus tracking.				when defect.
			This terminal is flowed the current so that the	45	ATSC	1	Window comparator input terminal for ATSC
17	ISET	1	focus search, tarcking jump, and sled kick height				detection.
			is decided.	46	FZC	I	Focos zero-cross comparator input terminal.
18	SSTOP	I	Inner switch selection input terminal.	47	FE	I	Focus error input terminal.
20	DIRC	1	This terminal is used when track jump.	48	FDFCT	1	Capacitor connection terminal for time constant
21	LOCK	1	The sled runaway prevention circuit operates	1			when defect.
	1		at the low level.				
22	CLK	ī	Serial data transfer clock input from	1			
			microprocessor.				

SM5872CN (D/A Converter)



Pin No.	Terminal	I/O	Function	Pin No.	Terminal	1/0	Function
1	XTO	0	Resonator section	28	XTI	1	Resonator section
2	XVSS		Ground for resonator system	27	XVDD		5V for resonator system
3	CKSL	I		26	AVDD4		5V for analog section
4	СКО	0	Output clock of resonator section: 384fs	25	RO	0	R ch PWM output (+)
5	MUTEO	0	Infinity zero detector output	24	AVSS2		Ground for analog section
6	MUTEI	I	Muting output	23	RON	0	R ch PWM output (-)
7	мсом	I	Interface switching control	22	AVDD3		5V for analog section
8	LRCI	I	Sampling rate clock of input data: H=L ch, L=R ch	21	AVDD2		5V for analog section
9	BCKI	1	Bit clock of input data	20	LON	0	L ch PWM output (+)
10	DI	I	Input data	19	AVSS1		Ground for analog section
11	FSEL1	I	Sampling frequency=44.1 kHz	18	LO	0	L ch PWM output (-)
12	FSEL2	1	When FSEL1.FSEL2, and MCOML are the low level.	17	AVDDI		5V for analog section
13	DEEM	I	De-emphasis control input	16	DVDD		5V for digital section
14	RSTN		System reset: L=Reset	15_	DVSS		Ground for digital section

DISASSEMBLING PROCEDURES

1. Tray ass'y

Remove the top cover.

Remove the holder T and the retainer M.


Turn the power switch to ON.


Press the OPEN/CLOSE button to open the tray ass'y.

Remove the chucking ass'y.

Remove the stopper.

Press the tray stopper to the arrow mark direction and remove the tray ass'y.







2. CD mechanism ass'y

Remove the tray ass'y.

Remove the four screws holding the mechanism and the holder M.




BLOCKDIAGRAM



ADJUSTMENT PROCEDURES

It is not necessary to perform the adjustment of optical pickup. This confirmation should be made when replacing the optical pickup.

1). Connect the oscilloscope to test points RF and VC.



- 2). Turn the power switch on.
- 3). Load the test disc YEDS-18 on the tray and press the play button.
- 4). Confirm that the waveform on the oscilloscope is optimum eye pattern and optimum level as shown photo 1.

Optimum eye pattern means that shape "\oplimum can be clearly distinguished at the center of the waveform.




Photo 1

 $A = 1.2 \pm 0.3 Vp-p$

REFERENCE

Focus/Tracking Gain Adjustment

A frequency response analyzer is necessary in order to perform this adjustment exactly.

However, this gain has a margin, so even if it is slightly off, there is no problem. Therefore, do not perform this adjustment.

Focus/tracking gain determines the pick-up followup (vertical and horizontal) relative to mechanical noise and mechanical shock when the 2-axis device

However, as these reciprocate, the adjustment is at the point where both are satisfied.


- When gain is raised, the noise when the 2-axis device operates increases.
- When gain is lowered, it is more susceptible to mechanical shock and skipping occurs more easily.
- When gain adjustment is off, the symptoms below appear.

Gain Symptoms	Focus	Tracking	
• The time until music starts becomes longer for STOP → ▷ PLAY or automatic selection (► □ buttons pressed. (Normally takes about 2 seconds.)	low	low or high	
Music does not start and disc continues to rotate for STOP→DPLAY or automatic selection (►► buttons pressed.)	-	low	
 Sound is interrupted dur- ing PLAY. Or time count- er display stops progress- ing. 	-	low	
More poise during 2-axis device operation.	high	high	

The following is a simple adjustment method.

- Simple Adjustment -


Note: Since exact adjustment cannot be performed, remember the positions of the controls before performing the adjustment. If the positions after the simple adjustment are only a little different, return the controls to the original position.



- 1. Keep the set horizontal.
 - If the set is not horizontal, this adjustment cannot be performed due to the gravity against the 2 axis device.
- 2. Insert disc (YEDS-18) and press ▷PLAY button.
- 3. Connect oscilloscope to RF/Servo board TP(FE).
- 4. Adjust RV102 so that the waveform is as shown in the figure below. (focus gain adjustment)



• ircorrent Examples (DC level changes more than on adjusted waveform)



- 5. Connect oscilloscope to RF/Servo board TP (TE).
- 6. Adjust RV101 so that the waveform is as shown in the figure below. (tracking gain adjustment)




• Incorrect Examples (fundamental wave appears)


low tracking gain




high tracking gain (higher fundamental wave than for low gain)



Adjustment Location: RF/Servo board




PRINTED CIRCUIT BOARD VIEW FROM BOTTOM SIDE



0

0




PRINTED CIRCUIT BOARD-PARTS LIST

CIRCUIT NO	PART NO. DESC	RIPTION	C415,416	374724724TY	ECQ-B50V, 472J, TF C
	(NAAR-5095)		C419,420	354781009TY	CE04W50V, 10M, ELECT C
po com a mos ,	ICs		C431-434	354744709TY	CE04W16V, 47M, ELECT C
Q101	22240487AY	CXD2500BQ	C501	354744709TY	CE04W16V, 47M, ELECT C
Q301	22240726	SM5872CN	C502	354744709TY	CE04W16V, 47M, ELECT C
Q401,402,	22240191	NJM4565D-D	C704	354721019TY	CE04W6.3V, 100M, ELECT C
403,404	22240171	N3W1+303D-D	C706	354762209TY	CE04W35V, 22M, ELECT C
Q405,406,	2211706T or	2SD655-F or	C709	374721024TY	ECQ-B50V, 102J, TF C
407,408	2211705T of	2SD655-E	C709	37472102411 374722734TY	
Q501	22240191	NJM4565D-D	C710	393344727S	ECQ-V50V, 273J, TF C
Q701	22240753Y	CXP50116-546Q	C901	393344727S 393142227S	CE04W16V, 4700M, VX C
Q/01	Transistors	CAF30110-340Q	C902 C903	374724734TY	CE04W16V, 2200M, FM C ECQ-V50V, 473J, TF C
Q702,704	2212600TY	DTA124ES	C903	3500077Y	DE7150F, 472M, IS C
Q703	221281TY	DTC114YS	C904 C906,908		
Q901	22240391	M5294P	C900,908 C907	354761019TY 354741019TY	CE04W35V, 100M, ELECT C
Q902,904	2211504TY or	2SA950-Y or	C907	391680227T	CE04W16V, 100M, ELECT C
Q702,704	2211504TT 01	2SA950-O	C911	354724719TY	CE04W50V, 2.2M, FS C
Q903	222780053	78L05	C912	374721024TY	CE04W6.3V, 470M, ELECT C
Q905	2202115Y or	2SD2061-E or	C913	37472102411 374722244TY	ECQ-B50V, 102J, TF C
Q503	22027151 of 2202706Y	2SD2394-F	C914	354721029TY	ECQ-V50V, 224J, TF C
Q906	221281TY	DTC114YS	C918	374722734TY	CE04W6.3V, 1000M, ELECT C
D702-704,	223222TY or	WG713A or	C921	354721029TY	ECQ-V50V, 273J, TF C CE04W6.3V, 1000M, ELECT C
706	223163TY or	1SS133 or	C921	33472102911	CE04W0.5V, 1000WI, ELECT C
, , ,	223205TY	1SS270A	C922,923	354764709TY	CE04W35V, 47M, ELECT C
D705	224450562TY	MTZ5.6B, Zener	C925	374721044TY	ECQ-V50V, 104J, TF C
D901-907	22380032TY	1SR139-100	C926,928	354744709TÝ	CE04W16V, 47M, ELECT C
D908	224452204TY	MTZ22D, Zener	C929	393141027S	CE04W16V, 1000M, FM C
D909	224450753TY	MTZ7.5C, Zener	C931,935	354721019TY	CE04W6.3V, 1000M, FM C
	Power Transforme		C934	354780229TY	CE04W50V, 2.2M, ELECT C
T901	2301052Y	NPT-1224D, <d></d>	C936,937	374722734TY	ECQ-V50V, 273J, TF C
T901	2301053Y	NPT-1224P, <p></p>	0,000,000	Sockets	200 1301, 2733, 11 0
T901	2301054Y	NPT-1224DG, <w></w>	P101A	25050854Y or	NSCT-22P649 or
	Switches	,		25050962Y	NSCT-22P749
S901	25065437Y	NSS-22157P,SLIDE SW		Jacks	1.001 221
	Resonator	, , , , , , , , , , , , , , , , , , , ,	P401	25045418	NPJ-2PDBL243
X301	3010159	AT-38-169, CRYSTAL	P701	25045330	NPJ-2PDBL184
	Coil	,		(NADIS-5096-2)	
L901	231222Y	NCH-3454, CHOKE COIL		Remote Sensor	
	Capacitors		Q702	24130010Y	HC-312
C101	374721524TY	ECQ-B50V, 152J, TF C		FL Tube	
C102	374724734TY	ECQ-V50V, 473J, TF C	Q703	212109	8-BT-125GK
C103,104	374721034TY	ECQ-B50V, 103J, TF C		Diode	
C105,107	354721019 TY	CE04W6.3V, 100M, ELECT C	D701	224450512TY	MTZ5.1B, Zener
C303,304	354722219TY	CE04W6.3V, 220M, ELECT C		Capacitor	
C305,306	374721044TY	ECQ-V50V, 104J, TF C	C701	355721019TY	CE04W6.3V, 100M, ELECT
C307,308	354722219TY	CE04W6.3V, 220M, ELECT C		Switches	
C407,408	374721034TY	ECQ-B50V, 103J, TF C	S701-725	25035652TY	NPS-111-S604, P SW
C409,410	374721824TY	ECQ-B50V, 182J, TF C		Sockets	
C411,412	345022214TY	CC45SL50V, 221J, CERA C	P702B	25051229Y or	NSCT-38P1019 or
C413,414	374721824TY	ECQ-B50V, 182J, TF C		25050944Y	NSCT-38P731


PRINTED CIRCUIT BOARD-PARTS LIST

P702A	25051225Y or	NSCT-38P1015 or
	25050978Y	NSCT-38P765
	Holder	
	27190754AY	HOLDER(FL)
	Others	
P901A	25055675	NPLG-2P631, PLUG
	25065425	SCREW TRMM3
	27301216	C COVER
pc board ass'y	(NAAF-5097-2)	
	IC ·	
Q502	22240369	M5218AP
	Capacitor	
C503,504	354744709TY	CE04W16V, 47M, ELECT
	Resistor	
R507	5104301Y	N09RGL20KB20F,VARIABLE
	Jack	
P502	25045255	YKB26-5009
pc board ass'y	(NAPS-5098-2)	
S751	25035481Y	NPS-122-L443, PUSH SW




NCAF-5097

NOTE: THE COMPONENTS IDENTIFIED BY MARK ARE CRITICAL FOR RISK OF FIRE AND ELECTRIC SHOCK. REPLACE ONLY WITH PART NUMBER SPECIFIED.



POWER SWITCH PC BOARD NC PS-5098



PARTS LIST

REF. NO.	PART NO.	DESCRIPTION	REF. NO.	PART NO.	DESCRIPTION
1	29110071Y	W50, PP TAPE		Accessory bag ass'y	
2	29100037-1Y	650 X 500, POLY BAG		29100097-1Y	350 X 250, POLY BAG
3	29091637-1BY	PAD(R)		29342031Y	E, INS MANUAL, <dn,dc,p,w></dn,dc,p,w>
4	29091636-1BY	PAD(L)		29342032Y	U6, INS MANUAL,<
5	282301	Staple		29342034Y	U3, INS MANUAL, <dc,t></dc,t>
6	29052813Y	CARTON, DX-7210B		29342033Y	V, INS MANUAL, <v≻< td=""></v≻<>
	29052814Y	CARTON, DX-7210S		2010244Y or	PIN CORD AS or
	29052815Y	CARTON, DX-7110B		2010326Y	PIN CORD AS
	29360840Y	LABEL(SHEET), <dn,dc></dn,dc>		2010200Y	3.5MINI PLUG, CORD AS
				24140279Y	RC-279C, REMO CON
				3010165Y	UM-3, BATTERY
				25055040	CV-K-2, CV PLUG,< √>
NOTE: <p> 230V Model only</p>				29365019BY	WARRANTY CARD,≪DN>
<w> Worldwide model only</w>				29365042	WARRANTY CARD,≪PA>
				29358002KY	SS LIST, <dn></dn>
				29361770Y	UPC LABEL, <dn,dc></dn,dc>
				29365020L	WARRANTY CARD,≪V>
				29100094B	PORY BAG, <v></v>